This work presents an open architecture proposal for a VGA (Video Generic Array) controller to be used into embedded systems based in FPGA. Several developers of hardware design, which use some hardware description language, have a video library to be used with VHDL or Verilog language, but in most of cases, we need to buy an expensive annual license, and can be used only for the manufacturer hardware. This controller is developed using only VHDL based in the IEEE standards, to ensure the portability with any manufacturer, and this is part of the contribution of this work. The controller designed is generic, due that it can be used for any resolution used by a commercial monitor, including the widescreen monitor. The generic controller will be used for image processing research. The work presents two kinds of test: first, we display the eight basics color generated with the RGB (Red, Green, Blue) values; second, an image is stored into an external memory RAM (Random Access Memory), and the FPGA reads and display the image into a CRT (Cathode Ray Tube) and LCD (Liquid Crystal Display) monitor.
Introduction
At present, the use of FPGA in research and development of applied digital systems for specific tasks is increasing. This is due to the advantages FPGAs has over other programmable devices. These advantages are: high clock frequency, high operations per second, code portability, code libraries reusability, low cost, parallel processing, capability of interacting with high or low interfaces, security and Intellectual Property (IP) retention, among others [1] .
One of the topics where FPGA has been used is image processing, attributable to the high degree of parallelism in comparison with a PC or a microcontroller where processing is sequential. Nowadays, there is much work carried out in the field of image processing based on FPGA, where image processing based algorithms have been widely implemented [2 -11] . In order to be able to see the results obtained from the implemented algorithms on an FPGA, a standard VGA (Video Graphics Array) display may be chosen. However, a video controller is necessary to show the results in the display. This controller must be designed based on the datasheets of the FPGA's developing board, where the synchronization timing is specified. The VGA resolution corresponds to 640x480 pixels, created by IBM PCs in the 80's decade [12] , which is widely support by both CRT and LCD technologies. In this work, the video controller is proposed, showing from the standard VGA theory, to the results obtained in the development board for FGPA's Spartan 3 [13] , Spartan 3AN [14] , Nexys 2 [15] , and Basys 2 [16] .
Signal Timing for a 60 Hz, 640x480 VGA Display
CRT-based VGA displays use amplitude-modulated, moving electron beams (or cathode rays) to display information on a phosphor-coated screen. LCD displays use an array of switches that can impose a voltage across a small amount of liquid crystal, thereby changing light permittivity through the crystal on a pixel-by-pixel basis. LCD displays have evolved to use the same signal timings as CRT displays. Within a CRT display, current waveforms pass through the coils to produce magnetic fields that deflect electron beams to transverse the display surface in "raster" pattern, horizontally from left to right and vertically from top to bottom. Fig. 1 shows an example on exhibit time and vertical and horizontal sync on a CRT monitor [13 -17] . The timing needed for horizontal and vertical (HS and VS, respectively) VGA port sync of a monitor with a clock frequency of 25MHz with display resolution of 640-pixel by 480 row, are shown on table 1. The timing of VGA driver according to table 1 is shown on Fig. 2 . Digilent® provides in the reference manual of the development boards Basys-2® and Nexys-2®, the block diagram of the VGA controller, which is shown on Fig. 3 . The VGA driver ought to generate HS and VS signals and coordinates the delivery of the video stream, based on the Pixel CLK (25MHz), this clock defined the needed time to display the pixel information. The signal VS defines the frequency of the display refresh rate, or the frequency in which all the information of the display is re-drawn. The controller decodes the output of the horizontal counter module to generate the HS signal time. This counter may be used to locate the pixel of a given row. Also, the output for the module Vertical Counter that increases the HS pulse may be used to generate the VS output time and this counter may be used to locate any row [15] .
Development of the Proposed Controller
The controller proposed in this work is also based on table 1. The main difference is that instead of using the times for each part, the counting is carried out by the number of lines. The resolution values used for 640x480 are shown on table 2. The VGA Driver architecture is obtained following the methodology TOP-DOWN [17] . Fig. 4 presents a TOP-DOWN methodology diagram, where a 1 st level design (main entity) is presented, the second level consists in specify the main entity components; in this case, every module don't have internal modules, in last level we find the module description of operation. For the Fig. 5 , the principal signals on the entity are shown in table 3, including a brief description. Indicates the bit size of the signal. This is set according to the resolution specifications. For a 640x480 pixel resolution, it requires a zise 10 data bus.
The internal architecture of the VGA controller, consists of four modules to generate the output signals shown on The module called Frequency Divisor generates a frequency of 25MHz to work with a 640x640 resolution. The output signal NCLK corresponds to the 25MHz signal, which is received by the modules Horizontal_Sync and Vertical_Sync to generate both sync signals needed for monitor display process. This module description is shown on Fig. 7 . ( 1 ) (2) (3) ( 4 ) Fig. 8 (b) shows the internal connection from the module Horizontal Sync, where a 2-1 multiplexor is used. The signal S indicates whether the value is incremented or reset to 0. Afterwards, the output is sent to a D Flip-Flop (FF) synchronized to 25HMz. This FF is used to store the actual data until the following data is received. The signal HC indicates the horizontal position of the actual refresh position. The signal EVC, indicates the moment in which the count reached its peak value (MH1) and enables the count for module Vertical Sync. The signal HS allows the horizontal sync with the monitor interface when its value is high. This value is generated while the current count is greater or equal than MH2 and MH3. Fig. 9 shows the module description that generates the vertical sync and its corresponding signals. The signals MV1, MV2, MV3 and VC are data buses of size n and its values are obtained with respect to the indications of table 2 from the vertical sync, its values are obtained from a similar way to the equations 1-4 previously mentioned. These calculations are shown on equations 5-8.
( 5 ) (6) (7) ( 8 ) In Fig. 9 (b) the internal wiring of Vertical Sync is shown. It is observed that the descriptions is similar to Fig. 8 (b) , with the difference that the register where the actual count is stored, requires an activate signal H generated with the signal EVC and the signal NCLK complemented. This means that when its value is high, the value of the signal VC is updated increase by 1 or reset to 0. The sync signal VS is generated while the value of the count VC is less or equal than MV2 or greater or equal than MV3.
In Fig. 10 , the comparator module that generates the signal EDS is observed. This module indicates the moment in which the current pixel will be displayed on the monitor in the case it is situated within the resolution range of 640x480 pixels. 
Testing and Results
To test the proposed driver, an 8 basic RGB colors display were carried out. Table 3 shows the color code from each of the development boards mentioned previously [13 -16] . 
0 0 0000 0000 0000 000 000 00 000 000 00 Black 0 0 1 0000 0000 1111 000 000 11 000 000 11 Blue 0 1 0 0000 1111 0000 000 111 00 000 111 00 Green 0 1 1 0000 1111 1111 000 111 11 000 111 11 Cyan 1 0 0 1111 0000 0000 111 000 00 111 000 00 The colors displayed with the controller used in the test are shown on table 4. The monitor used is a VGA port CRT. However, the system can be connected to any VGA port LCD monitor. Another example employed to test the performance of the proposed controller, consist in reading an image stored on an external RAM memory [19] . The result of this test is shown on Fig. 11 . The Fig. 12 shows a time diagram, obtained by the hardware simulation using Active-HDL, it shows the timing of each main signal on VGA Driver in one second. On Fig. 12 (a) VS signal is in "high" when the vertical count finished and restarts to 0, one pulse on high of VS signal is generated in 15.68 ms, it means that in one second, we have 60 screens displayed on monitor, like it see in Fig 11 (c) . Fig. 12 (b) shows the cycle time to generate every horizontal synchronous (HS signal) each 26.21 µs. The proposed driver allows modification to other resolutions which are shown on table 4. The video controller proposed in this work can be used for several video resolutions [20] . To do that, a change for MH1, MH2, MH3, HC, MV1, MV2, MV3 and VC are needed, according with the specifications of the resolution. A limitation for the video controller is the clock frequency, because with higher resolution, a higher clock frequency is needed. The user has to compute the value for the frequency divider and get the frequency needed. If the system has the exact frequency needed, the Frequency Divider module can be omitted. In figure 10 it is observed a good synchrony and display of an image in the monitor regardless the type of monitor (CRT or LCD), even though the projection scheme is different. Also, the operation mode indicates the resolution and the current frequency of the monitor, whose resolution is 640x480 with a refresh rate of 59.6Hz., the horizontal path per column last 31.97µs, whereas the total path of the monitor is16.64ms. 
Conclusions
The contribution of this work is an open architecture and standardization of a video VGA controller with all the required signals for correct display and performance and the architecture of how to obtain each signal. This architecture may be used in any FPGA device regardless of the brand or model and is scalable to any resolution such as: SVGA, XGA or WUXGA. Furthermore, this architecture minimizes the developing time of a controller according to the datasheet, with respect to the design and planning of the controller. Also, a worth noticing that there are IP cores created by each FPGA maker. Nevertheless, to use this modules or libraries requires an extra cost and are no portable to every FPGA.
The block diagram used in this work can help to anybody who wants to implement a VGA driver to get a successful result. Major of designs provided in the open literature only shows the code in VHDL, Verilog, etc, but a graphical description is not presented. The Block Diagram Hardware Description presented in this work, let us to implement the driver VGA controller easily with any hardware description language.
